# 64-Kb I<sup>2</sup>C CMOS Serial EEPROM

# Description

The CAV24C64 is a 64-Kb CMOS Serial EEPROM device, internally organized as 8192 words of 8 bits each.

It features a 32–byte page write buffer and supports the Standard (100 kHz) and Fast (400 kHz)  $I^2C$  protocol.

External address pins make it possible to address up to eight CAV24C64 devices on the same bus.

# Features

- Automotive Temperature Grade 1 (-40°C to +125°C)
- Supports Standard and Fast I<sup>2</sup>C Protocol
- 2.5 V to 5.5 V Supply Voltage Range
- 32–Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- CAV Prefix for Automotive and Other Applications Requiring Site and Change Control
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- SOIC, TSSOP 8-lead, and WLCSP 4-Ball Packages
- This Device is Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol



# **ON Semiconductor®**

www.onsemi.com




SOIC-8 W SUFFIX CASE 751BD

WLCSP-4 C4C SUFFIX CASE 567JY



# PIN CONFIGURATIONS (Top Views)




# PIN FUNCTION

| Pin Name   | Function                 |
|--|--------------------------|
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> | Device Address Input     |
| SDA  | Serial Data Input/Output |
| SCL  | Serial Clock Input       |
| WP   | Write Protect Input      |
| V <sub>CC</sub>                                  | Power Supply             |
| V <sub>SS</sub>                                  | Ground                   |

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

# **DEVICE MARKINGS**



= Pb-Free Package

# Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameters   | Ratings      | Units |
|--|--------------|-------|
| Storage Temperature                                | -65 to +150  | °C    |
| Voltage on Any Pin with Respect to Ground (Note 1) | -0.5 to +6.5 | V     |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

During input transitions, voltage undershoot on any pin should not exceed –1 V for more than 20 ns. Voltage overshoot on pins A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and WP should not exceed V<sub>CC</sub> + 1 V for more than 20 ns, while voltage on the I<sup>2</sup>C bus pins, SCL and SDA, should not exceed the absolute maximum ratings, irrespective of V<sub>CC</sub>.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

| Symbol                    | Parameter      | Min       | Units                |
|---------------------------|----------------|-----------|----------------------|
| N <sub>END</sub> (Note 3) | Endurance      | 1,000,000 | Program/Erase Cycles |
| T <sub>DR</sub>           | Data Retention | 100       | Years                |

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Page Mode,  $V_{CC} = 5 V$ ,  $25^{\circ}C$ .

# Table 3. D.C. OPERATING CHARACTERISTICS ( $V_{CC} = 2.5 \text{ V}$ to 5.5 V, $T_A = -40^{\circ}\text{C}$ to +125°C, unless otherwise specified.)

| Symbol           | Parameter          | Test Conditions                                 |   | Min                   | Max                   | Units |
|------------------|--------------------|---|---|-----------------------|-----------------------|-------|
| I <sub>CCR</sub> | Read Current       | Read, f <sub>SCL</sub> = 400 kHz                |   |                       | 1                     | mA    |
| I <sub>CCW</sub> | Write Current      | Write, f <sub>SCL</sub> = 400 kHz               |   |                       | 2                     | mA    |
| I <sub>SB</sub>  | Standby Current    | All I/O Pins at GND or $V_{\mbox{CC}}$          | $T_A = -40^{\circ}C$ to $+125^{\circ}C$ |                       | 5                     | μΑ    |
| ١L               | I/O Pin Leakage    | Pin at GND or $V_{CC}$                          |   |                       | 2                     | μΑ    |
| VIL              | Input Low Voltage  |   |   | -0.5                  | 0.3 x V <sub>CC</sub> | V     |
| V <sub>IH</sub>  | Input High Voltage | $A_0$ , $A_1$ , $A_2$ and WP                    |   | 0.7 x V <sub>CC</sub> | V <sub>CC</sub> + 0.5 | V     |
|                  |                    | SCL and SDA                                     |   | 0.7 x V <sub>CC</sub> | 5.5                   |       |
| V <sub>OL</sub>  | Output Low Voltage | V <sub>CC</sub> > 2.5 V, I <sub>OL</sub> = 3 mA |   |                       | 0.4                   | V     |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

| Symbol                                    | Parameter                         | Conditions                        | Max | Units |
|---|-----------------------------------|-----------------------------------|-----|-------|
| C <sub>IN</sub> (Note 4)                  | SDA I/O Pin Capacitance           | $V_{IN} = 0 V, T_A = 25^{\circ}C$ | 8   | pF    |
| C <sub>IN</sub> (Note 4)                  | Input Capacitance (other pins)    | $V_{IN} = 0 V, T_A = 25^{\circ}C$ | 6   | pF    |
| I <sub>WP</sub> (Note 5) WP Input Current | $V_{IN} < V_{IH}, V_{CC} = 5.5 V$ | 130                               | μA  |       |
|   |                                   | $V_{IN} < V_{IH}, V_{CC} = 3.3 V$ | 120 | 7     |
|   |                                   | $V_{IN} < V_{IH}, V_{CC} = 2.5 V$ | 80  | 1     |
|   |                                   | $V_{IN} > V_{IH}$                 | 2   |       |
| I <sub>A</sub> (Note 5)                   | Address Input Current             | $V_{IN} < V_{IH}, V_{CC} = 5.5 V$ | 50  | μΑ    |
| (A0, A1, A2)<br>Product Rev F             | $V_{IN} < V_{IH}, V_{CC} = 3.3 V$ | 35                                |     |       |
|   | $V_{IN} < V_{IH}, V_{CC} = 2.5 V$ | 25                                | 7   |       |
|   |                                   | $V_{IN} > V_{IH}$                 | 2   |       |

### Table 4. PIN IMPEDANCE CHARACTERISTICS ( $V_{CC}$ = 2.5 V to 5.5 V, $T_A$ = -40°C to +125°C, unless otherwise specified.)

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

5. When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull–down is relatively strong; therefore the external driver must be able to supply the pull–down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V<sub>CC</sub>), the strong pull–down reverts to a weak current source.

|                              |  | Stan | Standard |     | Fast |       |
|------------------------------|--|------|----------|-----|------|-------|
| Symbol                       | Parameter                                  | Min  | Max      | Min | Max  | Units |
| F <sub>SCL</sub>             | Clock Frequency                            |      | 100      |     | 400  | kHz   |
| <sup>t</sup> HD:STA          | START Condition Hold Time                  | 4    |          | 0.6 |      | μs    |
| t <sub>LOW</sub>             | Low Period of SCL Clock                    | 4.7  |          | 1.3 |      | μs    |
| t <sub>HIGH</sub>            | High Period of SCL Clock                   | 4    |          | 0.6 |      | μs    |
| t <sub>SU:STA</sub>          | START Condition Setup Time                 | 4.7  |          | 0.6 |      | μs    |
| t <sub>HD:DAT</sub>          | Data In Hold Time                          | 0    |          | 0   |      | μs    |
| t <sub>SU:DAT</sub>          | Data In Setup Time                         | 250  |          | 100 |      | ns    |
| t <sub>R</sub>               | SDA and SCL Rise Time                      |      | 1000     |     | 300  | ns    |
| t <sub>F</sub> (Note 6)      | SDA and SCL Fall Time                      |      | 300      |     | 300  | ns    |
| t <sub>SU:STO</sub>          | STOP Condition Setup Time                  | 4    |          | 0.6 |      | μs    |
| t <sub>BUF</sub>             | Bus Free Time Between STOP and START       | 4.7  |          | 1.3 |      | μs    |
| t <sub>AA</sub>              | SCL Low to Data Out Valid                  |      | 3.5      |     | 0.9  | μs    |
| t <sub>DH</sub>              | Data Out Hold Time                         | 100  |          | 100 |      | ns    |
| T <sub>i</sub> (Note 6)      | Noise Pulse Filtered at SCL and SDA Inputs |      | 100      |     | 100  | ns    |
| t <sub>SU:WP</sub>           | WP Setup Time                              | 0    |          | 0   |      | μs    |
| t <sub>HD:WP</sub>           | WP Hold Time                               | 2.5  |          | 2.5 |      | μs    |
| t <sub>WR</sub>              | Write Cycle Time                           |      | 5        |     | 5    | ms    |
| t <sub>PU</sub> (Notes 7, 8) | Power-up to Ready Mode                     |      | 1        |     | 1    | ms    |

Table 5. A.C. CHARACTERISTICS ( $V_{CC}$  = 2.5 V to 5.5 V,  $T_A$  = -40°C to +125°C, unless otherwise specified.) (Note 6)

6. Test conditions according to "AC Test Conditions" table.

7. Tested initially and after a design or process change that affects this parameter.

8.  $t_{PU}$  is the delay between the time V<sub>CC</sub> is stable and the device is ready to accept commands.

#### Table 6. A.C. TEST CONDITIONS

| Input Levels              | 0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>                  |
|---------------------------|---|
| Input Rise and Fall Times | ≤ 50 ns   |
| Input Reference Levels    | 0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>                   |
| Output Reference Levels   | 0.5 x V <sub>CC</sub>   |
| Output Load               | Current Source: I <sub>OL</sub> = 3 mA; C <sub>L</sub> = 100 pF |

# Power-On Reset (POR)

Each CAV24C64 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

# **Pin Description**

**SCL:** The Serial Clock input pin accepts the clock signal generated by the Master.

**SDA:** The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 $A_0$ ,  $A_1$  and  $A_2$ : The Address inputs set the device address that must be matched by the corresponding Slave address bits. The Address inputs are hard-wired HIGH or LOW allowing for up to eight devices to be used (cascaded) on the same bus. When left floating, these pins are pulled LOW internally.

**WP:** When pulled HIGH, the Write Protect input pin inhibits all write operations. When left floating, this pin is pulled LOW internally.

# **Functional Description**

The CAV24C64 supports the Inter-Integrated Circuit (I<sup>2</sup>C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAV24C64 operates as a Slave device. Both Master and Slave can transmit or receive, but only the Master can assign those roles.

# I<sup>2</sup>C Bus Protocol

The 2-wire  $I^2C$  bus consists of two lines, SCL and SDA, connected to the  $V_{CC}$  supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

# **START/STOP Condition**


An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.


### **Device Addressing**

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the CAV24C64, the first four bits of the Slave address are set to 1010 (Ah); the next three bits,  $A_2$ ,  $A_1$  and  $A_0$ , must match the logic state of the similarly named input pins. The  $R/\overline{W}$  bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 3).

### Acknowledge

During the 9<sup>th</sup> clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.





### WRITE OPERATIONS

#### **Byte Write**

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/W bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress (t<sub>WR</sub>), the SDA output is tri-stated and the Slave does not acknowledge the Master (Figure 7).

#### Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle ( $t_{WR}$ ).

#### Acknowledge Polling

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow-up with a new Read or Write request, rather than wait for the maximum specified Write time ( $t_{WR}$ ) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

#### **Hardware Write Protection**

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the Write operation. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the 1<sup>st</sup> data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the Slave will not acknowledge the data byte and the Write request will be rejected.

#### **Delivery State**

The CAV24C64 is shipped erased, i.e., all bytes are FFh.




Figure 9. WP Timing

t<sub>HD:WP</sub>

WP

# **READ OPERATIONS**

#### **Immediate Read**

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode.


#### **Selective Read**

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11).


#### **Sequential Read**

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.




# PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD ISSUE O



TOP VIEW


| SYMBOL | MIN  | NOM      | MAX  |
|--------|------|----------|------|
| А      | 1.35 |          | 1.75 |
| A1     | 0.10 |          | 0.25 |
| b      | 0.33 |          | 0.51 |
| С      | 0.19 |          | 0.25 |
| D      | 4.80 |          | 5.00 |
| E      | 5.80 |          | 6.20 |
| E1     | 3.80 |          | 4.00 |
| е      |      | 1.27 BSC |      |
| h      | 0.25 |          | 0.50 |
| L      | 0.40 |          | 1.27 |
| θ      | 0°   |          | 8°   |



SIDE VIEW

#### Notes:


(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.



END VIEW


# PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL ISSUE O




| SYMBOL | MIN      | NOM      | MAX  |
|--------|----------|----------|------|
| А      |          |          | 1.20 |
| A1     | 0.05     |          | 0.15 |
| A2     | 0.80     | 0.90     | 1.05 |
| b      | 0.19     |          | 0.30 |
| с      | 0.09     |          | 0.20 |
| D      | 2.90     | 3.00     | 3.10 |
| E      | 6.30     | 6.40     | 6.50 |
| E1     | 4.30     | 4.40     | 4.50 |
| е      |          | 0.65 BSC |      |
| L      | 1.00 REF |          |      |
| L1     | 0.50     | 0.60     | 0.75 |
| θ      | 0°       |          | 8°   |





SIDE VIEW




END VIEW

# Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.

# PACKAGE DIMENSIONS




WLCSP4, 0.76x0.76

NOTES:

NOTES:
DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS.
COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

| CROWNS OF SOLDER B |             |        |  |  |
|--------------------|-------------|--------|--|--|
|                    | MILLIMETERS |        |  |  |
| DIM                | MIN         | MAX    |  |  |
| Α                  |             | 0.35   |  |  |
| A1                 | 0.0415      | 0.0715 |  |  |
| A2                 | 0.255       | REF    |  |  |
| A3                 | 0.025       | REF    |  |  |
| b                  | 0.15        | 0.16   |  |  |
| D                  | 0.76 BSC    |        |  |  |
| E                  | 0.76 BSC    |        |  |  |
| е                  | 0.40        | BSC    |  |  |

RECOMMENDED **SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

| Device Order Number    | Specific<br>Device Marking | Package Type  | Lead Finish | Shipping <sup>†</sup>              |
|------------------------|----------------------------|---------------|-------------|------------------------------------|
| CAV24C64YE-GT3         | C64F                       | TSSOP-8       | NiPdAu      | Tape & Reel,<br>3,000 Units / Reel |
| CAV24C64YE-G (Note 9)  | C64F                       | TSSOP-8       | NiPdAu      | Tube, 100 Units / Tube             |
| CAV24C64WE-GT3         | 24C64F                     | SOIC-8, JEDEC | NiPdAu      | Tape & Reel,<br>3,000 Units / Reel |
| CAV24C64C4CTR (Note 9) | A                          | WLCSP4        | SnAgCu      | Tape & Reel,<br>5,000 Units / Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

9. Please contact your nearest ON Semiconductor Sales office for availability.

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and the intervent and the inter

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative